I. INTRODUCTION
Modern microelectronics has been dominated by innovations in "top-down" manufacturing processes, in which wafers of single-crystalline silicon-grown under conditions of high temperature and pressure-are patterned via photolithography into arrays of small, dense integrated transistors [1] . These chips have formed the foundation of an impressive array of computing devices, most notably the personal computer. Equally impressive have been relatively unnoticed innovations in the field of "macroelectronics," defined as electronic systems fabricated over large areas and/or in abundant supply, such as flat-panel displays, smart cards, and wearable displays [2] - [8] . The latter approach has required the integration of inexpensive semiconducting materials onto cheap, lightweight substrates such as glass or conformable plastics, which has motivated research on the synthesis and deposition of new classes of semiconductors on such substrates, as well as methods of finely patterning such substrates. Yet despite over a decade of research, the requirement of high temperature for achieving single-crystal semiconductors has limited the quality of electronics on alternative substrates, as plastics melt well below those temperatures. For example, amorphous silicon, the active component of transistors in flat-panel displays, can be deposited on glass at relatively low temperatures using vacuum deposition techniques. Yet the low carrier mobility [4] , [5] , [9] of amorphous silicon restricts its use to pixel-switching elements in these displays, thus requiring peripheral, higher performance electronics made of polycrystalline silicon to drive the switch elements. Polycrystalline silicon has demonstrated carrier mobilities approaching that of single-crystal silicon [10] , opening up the possibility of combining pixel elements, display drivers, and more complex electronics on the display substrate. However, the complex processing required to achieve high-quality polycrystalline silicon represents a limitation in the implementation of polysilicon transistors on large-scale glass and plastic substrates [6] .
There have also been substantial effort invested in using organic materials as active semiconductor elements [5] , [8] temperature solution-based processing that can be easily coupled to flexible plastic substrates [11] , [12] . Yet, the inherently low carrier mobilities exhibited by organic semiconductors restrict the potential function of these materials and corresponding applications [5] , [13] . Overall, these results indicate a dichotomy in the capabilities of current materials-either low performance and broad substrate applicability (organics and amorphous silicon) or high performance and restricted substrate use (polycrystalline silicon)-which, if overcome, could open up exciting opportunities such as the integration of high-performance multifunctional electronics and displays on flexible plastics.
Here we review our recent progress in addressing this general problem, by utilizing a solution-based "bottom-up" assembly of semiconductor nanowires (NWs), akin to the processing for organic semiconductors. NWs are composed of traditional semiconducting materials, but have the morphology of anisotropic wires several nanometers in diameter and tens of micrometers in length [14] . The functional properties of NW building blocks are defined via a high-temperature growth phase and are independent of the ambient solution-based deposition stage. NWs, which exhibit carrier mobilities comparable to those of bulk single-crystal materials [15] , [16] , have already been demonstrated to be effective materials for the bottom-up assembly of integrated electronic and photonic devices, including nanometer-scale FETs and logic circuits [17] , light-emitting diodes [18] , and ultrasensitive biological sensors [19] . As our work shows, such high-performance devices can be readily extended to plastic substrates [20] .
We also review our approach for patterning nanometer through millimeter scale features on flexible plastic substrates through the use of room temperature nanoimprint lithography (NIL) [21] . The most successful patterning technique used over the past several decades has been photolithography, although developments in this technique that have pushed feature resolution to the 100-nm regime have come at the expense of increasingly complex and costly fabrication equipment [22] . NIL is an interesting alternative approach for nanoscale patterning that is cost-effective, parallel, and scalable [23] , and has been shown to be capable of producing sub-100-nm structures on 6-in wafers [24] , as well as three-dimensional patterns on conventional inorganic substrates such as silicon [25] . Polymers used for NIL are typically heated above 200 C, which is above the glass transition temperature, to enable conformable flow during the imprinting step [26] . This heating process represents a limitation for the application of NIL to flexible plastic substrates, since plastics deform at elevated temperatures. Our approach demonstrates that imprint lithography is capable of uniformly patterning flexible, polymeric surfaces in a single room temperature step, making it possible to achieve hundred-nanometer-resolution metal electrodes hierarchically patterned over a large area on plastic substrates. Furthermore, we show that the electrodes patterned by NIL can be naturally combined with NWs to generate high-performance nanoscale transistors, which display single-crystal semiconductor device properties on these flexible substrates. 
II. NIL ON PLASTICS
In NIL [23] , [27] , a pattern is generated via compression molding of a deformable polymer by a hard inorganic stamp containing nanometer scale features. These features are typically produced using serial electron-beam lithography, but the stamp can be reused many times, making the overall process highly parallel. This relief pattern is subsequently transferred to the underlying substrate by anisotropic reactive ion etching (RIE), followed by material deposition and liftoff of the remaining polymer.
Achieving room-temperature NIL on plastic substrates requires the careful selection of materials used in the process. First, plastic substrates consisted of 100-m-thick poly(ethylene terephthalate) (Mylar, CP Films, Martinsville, VA) coated with 500-nm SU-8 (MicroChem Corp., Newton, MA) and 50 nm SiO for enhanced planarization of the substrate surface. Second and central to our work is the careful selection of a suitable resist, which must be able to be: 1) reproducibly imprinted at room temperature; 2) removed cleanly from the inorganic stamp; and 3) etched at controlled rates by RIE. Specifically, we have found that liftoff resist (LOR-3A, MicroChem Corp.), as well as epoxy-type resists such as SU-8, function as excellent materials for this purpose. Fig. 1(a) highlights the process. Stamp features consisted of 200 nm wide SiO ridges fabricated on Si/SiO substrates. Atomic force microscopy (AFM) images [ Fig. 1(b) and (c)] show that these feature dimensions directly determine the resulting relief topography in the polymer. The resist is imprinted at room temperature using an arbor press at 10 MPa for 10-20 s, and then the imprinted LOR is etched to the SiO layer using anisotropic RIE (CF plasma at 100 W and 100 mtorr), and metal electrodes (10-nm Cr, 50-nm Au) are deposited by thermal evaporation. The polymer and metal are finally lifted off in Remover PG (MicroChem) at 80 C. This approach was used to create nanometer-scale metal features over large areas on plastic substrates. In particular, electrodes commonly used for NW and nanotube field-effect devices [20] , [28] were fabricated: thin gate level lines, and narrow source-drain level contacts. Figs. 2(a) and (b) show clearly that NIL can readily yield 300-nm-width gate lines in highly regular 135 105 m arrays which are tiled over the plastic substrate to the millimeter scale. In addition, this image highlights micrometer-wide crosses and squares that were patterned simultaneously with the gates electrodes; these latter features can be used to enable subsequent lithographic alignment and device fabrication [29] . Similarly, Figs. 2(c)-(e) show an array of split pair source-drain electrodes and interconnects extending over several hundred micrometers. Larger scale interconnect wires consist of 1-m-width features, which transition smoothly even at right angles to sub-200-nm-width lines with a 2-m pitch and a 500-nm source-drain gap between each split electrode pair [ Fig. 2(e) ]. It should be noted that device applications of such structures are not limited to those mentioned; indeed, this process may have potential in creating floating gates for nonvolatile nanoscale memory applications [30] , as well as in addressing problems in directed assembly of nanoscale building block elements [18] , [31] .
III. HIGH-PERFORMANCE DEVICES ON FLEXIBLE PLASTICS
As outlined in Fig. 3 , semiconductor NWs can be synthesized in single-crystalline form under conditions of high temperature and pressure with precisely controlled structures, chemical compositions, and doping/electronic properties using a gold nanocluster-catalyzed vapor-liquid-solid growth process [14] , [15] . Following growth, the NWs can be readily isolated as stable solution suspensions by sonication of the growth substrate in ethanol for 5-10 s [32] . These solutions are subsequently used for deposition and patterning of NW devices. Thus, the growth stage is independent of the fabrication stage of active devices, so there are no thermal or other substrate limitations. We take advantage of these unique features by separating the high-temperature synthesis of single-crystal NWs from ambient solution-based assembly on plastics to enable fabrication of single-crystal-like devices that greatly exceed the characteristics of amorphous silicon and organic materials.
We illustrate this approach with the assembly of 20-nm-diameter p-type silicon NWs-grown from 20-nm gold nanoclusters with SiH : B H (8000 : 1) as reactants-into FETs [15] , [17] on flexible plastic substrates (SiNW/plastic FETs). This process involves: 1) patterning of gate electrodes on plastic with photolithography or NIL and deposition of a 30-nm SiO gate dielectric; 2) fluid-directed assembly [32] of NWs across the gate electrodes; and 3) lithography and Fig. 4(b) ]. The transconductance has a value of 340 nA-V , from which a hole mobility of 200 cm -V -s can be calculated [33] . Notably, this hole mobility value is comparable to that observed in single-crystal p-type silicon at similar doping ratios [34] . In addition, the versus curve shows a threshold voltage of 0.5-1.5 V, an on/off ratio of 10 , and a subthreshold slope 340 mV per decade change in current. Finally, Fig. 4(c) shows that the NW/plastic device experienced less than a 10% drop in on current when the chip was bent to a radius of curvature of 0.3 cm and measured in the bent state. This last point is significant because one of the attractive features of plastic is its flexibility, and the small change in device performance despite a large induced stress highlights the robust nature of our SiNW/plastic transistors.
The values of the mobilities obtained from SiNW/plastic devices are comparable to the highest values reported for p-channel polycrystalline silicon transistors on alternative substrates, 200 cm -V -s on nonalkali glass [10] ; and, strikingly, are at least two to three orders of magnitude larger than typical values observed for amorphous silicon and organic transistors on glass and plastic substrates [9] , [13] . Furthermore, the threshold voltages and subthreshold swings, which are similar to values reported for polysilicon transistors [35] , but lower than amorphous silicon [36] - [39] and organics [40] - [43] , suggest advantages for low-power operation. The on/off current ratios of the NW devices reported here are lower than the best amorphous silicon transistor values, 10 -10 , on glass and plastic [9] , [37] , although recent progress on NW devices suggests that similar values are possible and that on currents can be significantly increased by, for example, using multiple-NW-based devices [44] .
The assembly of high-performance SiNW devices on flexible plastic substrates can also be readily extended to logic structures. A single p-SiNW can be configured as an inverter or logic NOT device (Fig. 5 ) by defining two FETs on a single NW, in which one FET is the drive transistor and the other functions as an active load [45] . The voltage output versus voltage input of this device shows that the inverter has a dc gain of four. The 1-V operating range of this inverter is significantly lower than the 5-10 V reported for inverters fabricated using organic transistors [46] , [47] and thus suggests advantages for low-power logic applications on plastics.
Since NW functionality is determined during the independent growth phase of the process, our general strategy for fabricating high-performance electronic devices on plastic substrates can be readily applied to assemble other functional NWs in addition to Si. For example, assembly of crossed-NW LEDs [18] , [48] on plastic substrates could enable flexible self-emitting displays [ Fig. 6(a) ] similar to organic LEDs [49] , [50] . Compared to organic LEDs, NWs have several advantages: 1) they are robust inorganic materials; 2) different materials have a wide range of spectrally pure output colors; and 3) NW transistor drive and LED devices potentially can be integrated together on a single sheet of plastic or glass without the need for polycrystalline silicon. Specifically, crossed-NW UV LEDs from n-type GaN NWs [16] , [48] and p-type SiNWs assembled onto plastic show that when either one or both of the p-n diodes of a 1 2 n-GaN/p-Si crossed-NW device [ Fig. 6(b) ] were forward biased, localized and addressable emission was observed from the junctions [Figs. 6(c)-(e)]. Significantly, these NW-based UV LEDs can maintain their emissive properties upon repeated cycles of bending and unbending of the plastic substrate.
IV. SUMMARY
We have demonstrated NIL of nanometer-through millimeter-scale features on flexible plastic substrates with high uniformity and excellent reproducibility over large areas. Selection of a suitable resist allowed for successful transfer of these features at room temperature. Moreover, we have outlined a broad and rational strategy for the assembly of high-quality single-crystal NWs onto flexible plastic substrates to create high-performance FET and LED devices. By separating the high-temperature synthesis of single-crystal NWs from the ambient-temperature solution-based assembly, we enabled fabrication of single-crystal devices that greatly exceed the characteristics of amorphous silicon and organic materials. Recent studies employing advanced solution-based assembly and patterning techniques have demonstrated control over the hierarchical organization of fully interconnected SiNW FETs to create high-speed integrated logic structures over large areas on glass substrates [44] , [51] . Thus, we believe that our development of simple and reproducible high-resolution patterning of plastics using NIL combined with the versatile function of NW building blocks could open up exciting opportunities over many length scales for plastic macroelectronics, photonics, and other areas. As an undergraduate, he studied reversible binding of oxygen to inorganic coordination complexes at room temperature. He also performed a summer fellowship at the University of Pennsylvania, where he studied charge density rearrangements in ferroelectric materials. His current interests include the study of nanowire ac measurements and logic on plastic substrates.
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